5.5 A forward-body-bias tuned 450MHz Gm-C 3rd-order low-pass filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V supply

نویسندگان

  • Joeri Lechevallier
  • Remko E. Struiksma
  • Hani Sherry
  • Andreia Cathelin
  • Eric A. M. Klumperink
  • Bram Nauta
چکیده

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible with opamp-RC techniques. The inverter’s class-AB behavior, together with the high transconductance per quiescent current, results in a high dynamic range per power when optimally biased [3]. The major disadvantage of traditional inverter-based GmC filters is that they are tuned with the supply voltage (VDD), hence requiring a finely controllable supply. Voltage regulators used to accomplish this imply a voltage headroom (including margin for tuning) and degrade total power efficiency by tens of percent. In this paper, we show that by exploiting body biasing in an Ultra-Thin BOX and Body, Fully-Depleted SOI (UTBB FDSOI) CMOS technology, we overcome the requirement for a tunable VDD in inverter-based Gm-C filters, while achieving a high linearity over a wide supply voltage range.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm UTBB FD-SOI

In this paper, the recently proposed gate level body bias (GLBB) technique is evaluated for low voltage logic design in state-of-the-art 28 nm ultra-thin body and box (UTBB) fully-depleted silicon-oninsulator (FD-SOI) technology. The inherent benefits of the low-granularity body-bias control, provided by the GLBB approach, are emphasized by the efficiency of forward body bias (FBB) in the FD-SO...

متن کامل

A Wide-Operating Range Standard-Cell Based Memory in 28nm FD-SOI

This study presents an energy-efficient ultra-low voltage standard-cell based memory in 28 nm FD-SOI. The storage element (standard-cell latch) is replaced with a fullcustom designed latch with 50% less area. Error-free operation is demonstrated down to 450mV @ 9MHz. By utilizing body bias (BB) @ VDD = 0.5V performance spans from 20MHz @ BB=0V to 110MHz @ BB=1V.

متن کامل

A CMOS/SOI Continuous-Time Low-Pass gm-C Filter

This paper describes a preliminary comparative analysis between continuous-time gm-C filters based on a specific transcondutor but designed according to CMOS/bulk (conventional) and CMOS/SOI fabrication processes. A compensation technique to minimize the phase-error (lead-phase) of the basic integrator owing to the relatively high output-conductance of the adopted transconductor is examined. Su...

متن کامل

A Low Power and Low Noise On-Chip Active RF Tracking Filter for Digital TV Tuner ICs

In this paper, a highly linear and low noise CMOS active RF tracking filter for a digital TV tuner is presented. The Gm cell of the Gm − C filter is based on a dynamic source degenerated differential pair with an optimized transistor size ratio, thereby providing good linearity and high-frequency operation. The proposed RF tracking filter architecture includes two complementary parallel paths, ...

متن کامل

Analysis of Terrestrial Single Event Upsets by Body Biases in a 28 nm UTBB Process by a PHITS-TCAD Simulation System

We analyze the soft-error tolerance of a latch in a 28-nm UTBB (Ultra Thin Body and BOX) process by a PHITS-TCAD simulation system. It is composed of two parts, a particle transport simulation by PHITS (Particle and Heavy Ion Transport code System) and a device simulation. The neutron induced SERs (soft error rates) can be analyzed by the simulation system. We investigate the soft errors on 28-...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015